Finite-precision analysis of the pipelined strength-reduced adaptive filter

نویسندگان

  • Manish Goel
  • Naresh R. Shanbhag
چکیده

In this correspondence, we compare the finite-precision requirements of the traditional cross-coupled (CC) and a low-power strength-reduced (SR) architectures. It is shown that the filter block (F block) coefficients in the SR architecture require 0.3 bits more than the corresponding block in the CC architecture. Similarly, the weight-update (WUD) block in the SR architecture is shown to require 0.5 bits fewer than the corresponding block in the CC architecture. This finite-precision architecture is then used as a near-end crosstalk (NEXT) canceller for 155.52 Mb/s ATM-LAN over unshielded twisted pair (UTP) category-3 cable. Simulation results are presented in support of the analysis.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Pipelined Strengt h - Reduced Adaptive Filter : Finite Precision Analysis and Application to 155 . 52 Mb / s ATM - LAN

In this paper, we present the finiteprecision analysis of the pipelined strength-reduced adaptive filter architecture. This architecture provides the dual advantage low power dissipation and high speed operation. Precision requirements for the traditional cross-coupled (CC) and the strengthreduced (SR) architectures are compared. In case of the filter block (F-block) coefficient precision, the ...

متن کامل

Optimal fast digital error correction method of pipelined analog to digital converter with DLMS algorithm

In this paper, convergence rate of digital error correction algorithm in correction of capacitor mismatch error and finite and nonlinear gain of Op-Amp has increased significantly by the use of DLMS, an evolutionary search algorithm. To this end, a 16-bit pipelined analog to digital converter was modeled. The obtained digital model is a FIR filter with 16 adjustable weights. To adjust weights o...

متن کامل

Roundoff error analysis of the pipelined ADPCM coder

Roundoff error analysis of a pipelined adaptive differential pulse code modulation (ADPCM) coder is presented. The pipelined coder has been developed by employing the relaxed look-ahead technique. It i s shown that the precision of the quantized prediction error and those of the predictor coeflcients are critical and analytical expressions f o r lower bounds on these precisions are presented. I...

متن کامل

Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)

Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...

متن کامل

Low-power Adaptive Filter Architectures via Strength Reduction - Low Power Electronics and Design, 1996., International Symposium on

Low-power and high-speed algorithms and architectures for complex adaptive filters are presented in this paper. These architectures have been derived via the application of algebraic and algorithm transformations. The strength reduction transformation when applied a t the algorithmic levelresults in a power reduction by 21% as compared to the traditional cross-coupled structure. A fine-grain pi...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEEE Trans. Signal Processing

دوره 46  شماره 

صفحات  -

تاریخ انتشار 1998